无遮挡高潮国产免费观看_亚洲AV日韩AV东京热_天堂在线最新版www资源_国产美女裸无遮挡裸体AV网站_日本国产精品视频_国产精品福利福利视_午夜精品视频在线免费观看_中文字幕在线播放不卡无码_了解最新五月花亚洲_午夜影院在线观看无码

歡迎來(lái)到湖北浩宸智聯(lián)科技有限公司官網(wǎng)!

網(wǎng)站首頁(yè)|公司簡(jiǎn)介|聯(lián)系我們

服務(wù)熱線:

18062095810

聯(lián)系我們contact

電話:18062095810

地址:湖北·武漢·魯巷·華樂(lè)商務(wù)中心1006

【DE10-Agilex】TERASIC友晶DE10-Agilex開(kāi)發(fā)板

所屬分類(lèi)友晶Terasic開(kāi)發(fā)板
立即購(gòu)買(mǎi)
  • 產(chǎn)品描述
  • 產(chǎn)品參數(shù)

    argeting the compute and acceleration needs from the edge to the core to the cloud, Terasic’s DE10-Agilex accelerator is purpose-designed to meet the ever-increasing demands for acceleration, compute, and fast data movement.

    The DE10-Agilex is based on the powerful Intel? Agilex? FPGA to obtain speed and power breakthrough, with 40% higher performance, 40% lower power for equivalent performance. The accelerator includes PCI Express Gen 4.0 x16, two 200G QSFP-DD connectors and offers 32GB of DDR4 up to 680Gbps bandwidth to provide adaptable acceleration, maximum throughput and highly customizable processing of data for compute intensive applications.

    The DE10-Agilex fully supports Intel? Open VINO? toolkit, OpenCL? BSP and Intel? oneAPI Toolkits to provide optimal Computer Vision and Deep Learning solutions. Our clients' systems can achieve highest computing performance and lowest cost for their Data Center and AI applications by leveraging the Agilex? FPGA on DE10-Agilex accelerator.

    Target Markets:





    High Frequency Trading
    High Performance Computing
    Instrumentation
    Military & Defence
    Broadcast & Video
     


    FPGA

    • Intel? Agilex? FPGA AGFB014R24A2E2VR0

    FPGA Configuration

    • On-Board USB Blaster II or JTAG header for FPGA programming

    • Avalon-ST (AVST x16) configuration via MAX 10 and CFI flash memory

    Memory

    • 128MB FLASH

    • Total 32GB DDR4 SODIMM with ECC.

    Communication and Expansion

    • Two QSFPDD connectors for 200/100/40/25/10 GbE network interface

    • PCI Express Gen4 x16 edge connector (includes PCIe drivers)

    • 2x5 Timing expansion header

    • UART

    Others

    • General user input / output:

      • 8 LEDs

      • 2 push-buttons

      • 2 slide switches

      • U.FL clock input / output

    • On-Board Clock

      • 50MHz Oscillator

      • Programmable Clock Generator

    • System Monitor and Control

      • Temperature sensor

      • Power Monitor

      • Auto Fan control

      • Auto Shutdown Control

    • Power In

      • PCI Express 2x4 power connector for 12V DC Input

      • PCI Express edge connector power

    • Mechanical Specification

      • PCI Express standard height and 3/4-length

    Supported Memory Modules for Sockets

    • Single Rank SODIMM: Up to 2666/3200 MT/s for FPGA Core Speed 2/1

    • Dual Rank SODIMM: Up to 2400/2666 MT/s for FPGA Core Speed 2/1

    Block Diagram

    Heatsink

    Active Heatsink

    Passive Heatsink(Optional)